**MODELSIM SIMULATION -TUTORIAL**

1. **Setting up your first ASIP project directory structure**
2. Login to any ***i80labpcXX.ira.uka.de*** directly or using SSH or using X2Go Client. For example login as ***asip04*** into ***i80labpc02.ira.uka.de***
3. Open shell terminal from the start menu. It should be in your default home directory. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***”
4. Set the proper path and parameters in “env\_settings” like dlxsim path, project path and project name.
5. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/Applications/Arith:$***” and type “***make clean***” clean this directory it there are previously generated files.
6. Generate the CoSy Compiler using “***makeCoSy***” if you have a C application. No need to do this if application is an assembly file.
7. Compile the C application using “***make sim***”, No need to do this if application is an assembly file. A directory “***BUILD\_SIM***” is created which contains different temporary files and a .dlxsim file to be simulated in dlxsim (in this case it is “***Arith.dlxsim***”). In this directory, the files “***TestData.IM***” and “***TestData.DM***”are the file used during the ModelSim simulation.
8. Simulate your application in dlxsim simulator using “***make dlxsim***”, just to verify the functionality.
9. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***” Open the ASIPmeister project, modify the CPU if required, and generate VHDL files for simulation/synthesis and files for compiler generation.

asip04@i80labpc04:~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$ASIPmeister dlx\_basis.pdb &

This will create a meister folder in current directory having three subdirectories (dlx\_basis.sim, dlx\_basis.syn, dlx\_basis.sw) and some architectural and description files.

1. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ModelSim:$***” Start the ModelSim using “***vsim***”

asip04@i80labpc04:~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ModelSim:$vsim &

1. If ModelSim asks for “modelsim.ini” choose the default one like “/Software/ModelSim/ModelSim\_6.6d/modeltech/modelsim.ini”
2. Open File Menu > New > Project and enter a project name and change the project location to the ModelSim directory in your project directory. Confirm the dialog with the OK button.
3. Choose “Add Existing File” button and browse to the meister/dlx\_basis.syn directory of your ASIP Meister project and select all the VHDL files for synthesis.
4. Again, choose “Add Existing File” button and add the testbench files: tb\_ASIPmeister.vhd, MemoryMapperTypes.vhd, MemoryMapper.vhd, and Helper.vhd from the ModelSim directory of your current project.
5. [Optional] Configure the CPU Frequency for which you want to simulate your CPU, default is 50 MHz. Open the ModelSim testbench (“tb\_ASIPmeister.vhd”), search for CLK\_HALF\_PERIOD, and change the value accordingly in “ns”.
6. Compile the project using Compile Menu > Compile Order > Auto Generate. Every file should have a green mark behind its name, showing that the compilation was successful.
7. Run the simulation using Simulate Menu > Start Simulation. Open the work library, mark the entry “***cfg***” (that is the VHDL configuration for the testbench) in the list and press OK. That will start the simulation and you will get another two tabs attached to the Workspace window (sim / Files).
8. To load some predefined simulation settings choose Tools Menu > Tcl > Execute Macro and select the “wave.do” file in your ModelSim directory and press OK to load it. The wave-window is filled with certain signals that are useful to evaluate the simulation of the program execution on the processor.
9. [Optional] If you want to dump VCD file of yor design for power estimation, you can enter following commands in ModelSim command prompt:

VSIM > vsim -t 1ns work.cfg

VSIM > vcd file test.vcd

VSIM > vcd add -r test/dut/\*

1. Press the button “***Run all***” to run the simulation until it aborts. At the end of a simulation the message “Failure: Simulation End” is printed to show successful end of simulation. At the simulation end, the file “***TestData.OUT***” is created in your ModelSim directory. It contains the content of the simulated memory after the CPU finished working. Therefore, if your algorithm is storing the result in the memory you can find the values here.